

What is claimed is:

- 1 1. A cache-coherent device comprising:
- a plurality of client ports, each to be coupled to one of a plurality of port components;
- a plurality of sub-unit caches, each coupled to one of said plurality of client ports and
- 4 assigned to one of said plurality of port components; and
- a coherency engine coupled to said plurality of sub-unit caches.
 - 2. The device of claim 1 wherein said plurality of port components include processor port components.
 - 3. The device of claim 1 wherein said plurality of port components include input/output components.
 - 4. The device of claim 3 wherein said plurality of sub-unit caches include transaction buffers using a coherency logic protocol.
- 1 5. The device of claim 4 wherein said coherency logic protocol includes a Modified-
- 2 Exclusive-Shared-Invalid (MESI) cache coherency protocol.
- 1 6. A processing system comprising:
- a processor;
- a plurality of port components; and

5

6

- a cache-coherent device coupled to said processor and including a plurality of client
- 5 ports, each coupled to one of said plurality of port components, said cache-coherent device
- 6 further including a plurality of caches, each coupled to one of said plurality of client ports and
- assigned to one of said plurality of port components, and a coherency engine coupled to said
- 8 plurality of caches.
- 1 7. The processing system of claim 6 wherein said plurality of port components include
- 2 processor port components.
 - 8. The processing system of claim 6 wherein said plurality of port components include input/output components.
 - 9. In a cache-coherent device including a coherency engine and a plurality of client ports, a method for processing a transaction, comprising:

receiving a transaction request at one of said plurality of client ports, said transaction request includes an address; and

- determining whether said address is present in one of a plurality of sub-unit caches, each of said sub-unit caches assigned to said of a plurality of client ports.
- 1 10. The method of claim 9 wherein said transaction request is a read transaction request.
- 1 11. The method of claim 10 further comprising:

transmitting data for said read transaction request from said one of said plurality of sub-

2

16.

received; and

1

2

3

15

modifying coherency state information of said write transaction request in the order

The method of claim 15 further comprising:

- 4 pipelining multiple write requests.
- 1 17. The method of claim 16 wherein the coherency state information includes a Modified-
- 2 Exclusive-Shared-Invalid (MESI) cache coherency protocol.